



# The Case for an Interwoven Parallel Hardware/Software Stack









Kyle Hale, Simone Campanoni, Nikos Hardavellas, Peter Dinda



Northwestern Compiler Group







The Interweaving Project http://interweaving.org

Kyle C. Hale





## The parallel software stack has ossified

...but

# Hardware Good position to rethink the parallel HW/SW stack Tools





## Why Change? Limitations of the Parallel HW/SW Stack

Northwestern





- Design baked into Hw
- Workloads changing
- SASOS increasingly common
- Power consumption



#### Northwestern University Why Change? Limitations of the Parallel HW/SW Stack







### Many assumptions span the stack...

• Timing

Coherence
 Add Interweaving: reconsider these at all layers

#### • Execution contexts

Gunchronization

• Scheduling (polling, lack of real-time, etc.)



System Vision



ILLINOIS INSTITUTE

OF TECHNOLOGY









OF TECHNOLOGY







### Nautilus Kernel







### Interweaving Example:

CARAT: Compiler and Runtime-based Address Translation

- Address translation (via paging) is universal, yet showing its age
  - TLB misses are a significant performance inhibitor, including in HPC
  - TLBs/paging limits cache design
  - Fundamentally a hardware/kernel co-design
- Can we do better than paging?
- CARAT uses physical addresses instead (no paging, no TLB)
  - Protection and memory migration achieved via compiler/kernel co-design
- Proof-of-concept shows feasibility





#### Traditional Address Translation







# CARAT: Compiler and Runtime-based Address Translation



RUN TIME





ILLINOIS INSTITUTE





CARAT: Compiler and Runtime-based Address Translation [In Submission Work]

- CARAT integrated into Nautilus Kernel
- Linux-compatible process abstraction...
- ...but executable runs as a component of the kernel
- ... yet with protection and memory migration available
- All while using physical addressing

15





### Interweaving Example: Compiler-based Timing (CT)

- Timing is traditionally driven by hardware timer interrupts
  - Interrupt latency is high and not getting lower
- Limits granularity of many parallel constructs
  - E.g. preemptive threads
- Can we replace hardware timers with callbacks introduced by the compiler throughout the kernel and application codebase?
  - Yes. And achieve similar precision. With 6x lower overhead.
  - Enabling preemptive threads with 4x smaller granularity











# Compiler-based Timing [SC '20]





...and others



#### Find out more... The A Case for Transforming Parallel Runtime Paths to OpenMP in the Kerne Into Operating System Kernels Interwoven Stack Prospects for Functional Address Translation Task Parallel Assembly Language for **Uncompromising Parallelism** Peter Dinda Compiler-Based Timing For CARAT: A Case for Virtual Memory through Extremely Fine-Grain Preemptive Parallelism Compiler- and Runtime-Based Address Translation OS + Runtime OS + Runtime + [HPDC '15] Compiler [SC '21] OS + HW HLL + OS [MASCOTS '19] [PLDI '21] OS + Runtime + Compiler + OS see it [SC '20] Compiler wednesday [PLDI '20] Not shown: Hard Real-time Scheduling for Parallelism (OS+Runtime) [HPDC '18] Fast HW Barriers (HW+OS+Runtime) [HPDC '19] http://interweaving.org Fast Queuing (Runtime+Compiler) [MASCOTS '21] Fast Events (HW+OS) [MASCOTS '18] Kyle C. Hale





## Interweaving Teaser:

- Function-granularity Virtualization
- More need for single-function execution contexts...even in HPC
- But virtualization platforms not really designed for this





## Interweaving Teaser:



## OpenMP



Jiacheng Ma Northwestern University United States

> Brian Homerding Northwestern University Argonne National Laboratory United States

> > Kyle Hale Illinois Institute of Technology United States

Wenyi Wang

Northwestern University

United States

Conghao Liu

Illinois Institute of

Technology

United States

Aaron Nelson Northwestern University United States

Paths to OpenMP in the Kernel

Zhen Huang Simone Campanoni Northwestern University Northwestern University United States United States

Peter Dinda Northwestern University United States

Dinda. 2021. Paths to OpenMP in the Kernel. In The International Conferance Computing, Networking, Storage and Analysis (SC 4-19, 2021, St. Louis, MO, USA, ACM, New York, NY, USA,

Michael Cuevas

Northwestern University

United States

#### Abstract OpenMP implementations make increasing demands on the keep

We take the next step and consider bringing OpenMP into 14 kernel. Our vision is that the entire OpenMP application, run-time system, and a kernel framework is interwoy allowing the OpenMP implementation We concerned and the hardware in a custom manner. We concerned the hardware in a custom manner. approaches to achieving this goal. The first, runtime in kerr ports the OpenMP runtime to the kernel. to use OpenMP pragmas. The second, process in kerne a specialized process abstraction for running user-level code within the kernel. The third, custom compilation for kernel (CCK), compiles OpenMP into a form that leverages the kernel framework without any intermediaries. We describe the design and implementation of these approaches, and evaluate them using NAS and other benchmarks.

#### ACM Reference Format:

Jiacheng Ma, Wenyi Wang, Aaron Nelson, Michael O ing, Conghao Liu, Zhen Huang, Simone Campanoni, Kyle Hale, and Peter

widely-employed approach and realization of shared memory extends existing sequential languages with parallel features. As a consequence, ly adopted. While OpenMP's origins are in compact expression of loop-level data parallelism on SMPs, it has grown to include support for heterogeneous parallelism (including memory and devices), and task parallelism (including fine-grained and recursive tasks).

CCS Concepts
- Software and its engineering - Departing systems compilers; Runtime environments; • Computing methodologies → Parallel computing methodologies; • Buttsten Spoil erea and a run-time system that the lowerta cost and a run-time system that the lowerta ent that the run-time system uses, and parallelism, OpenMP, operating systems there are the speedups time system, and kernel t way possible. ne OpenMP compiler and run-time

system target the user-mode process model of a general-purpose kernel. This means that neither the generated code nor the run-time



#### Compilation Kernel piler does gwork)

#### 21

#### Runtime (Program legw





### What's Next

- Selective Coherence
- Blended Device Drivers
- Pipeline Interrupts
- Bespoke Execution Contexts
- More emphasis on HLLs









- Bespoke Execution Contexts
- More emphasis on HLLs

Using high-level program information to inform coherence protocol:

- ~46% speedup
- ~53% interconnect energy reduction







### Students and Collaborators

- Many students have or are contributing to these efforts
  - Complete list: http://interweaving.org
  - You should hire them!
- Work presented here:
  - Brian Suchy, Mike Wilkins, Souradip Ghosh, Brian Homerding, Jiacheng Ma, Wenyi Ma, Michael Cuevas, Zhen Huang, Conghao Liu, Brian Tauro, Nick Wanninger, Josh Bowden, Enrico Deiana, Vijay Kandihah, Drew Kersnar, Alex Bernat, Gaurav Chaudhary, Siyuan Chai, Kevin McAfee, Kevin Mendoza Tudares

Heartbeat is in collaboration with Umut Acar, Mike Rainey, and Ryan Newton at CMU; Selective coherence is in collaboration with Umut Acar and Sam Westrick





#### Check out our OpenMP paper @ SC! Wednesday, 4PM (227-228)

Thanks to our sponsors:



# Thanks!



The Interweaving Project http://interweaving.org Thanks to our sponsors:







Northwestern Compiler Group