# grog

# Groq Al Workshop

ALCF AI Testbed



Agenda - Day 2

Session	Description	Length	Speaker
Groq Compiler™ Overview	Inside look at how the compiler works to compile models for Groq, including an overview of partitioning and scheduling.	20 mins	Philip Lassen, Compiler Engineer
Groq Runtime™ Overview	Overview of the runtime, including what it is, how models are executed, and how data is transferred across the chip.	20 mins	Aviv Weinstein, Systems Software Engineer
Accelerating LLMs with the Groq Language Processing Unit™ (LPU)	How Groq is accelerating LLMs on the Groq LPU and walkthrough of Llama-2 7B on GroqRack™.	60 mins	Peter Lillian, Machine Learning Engineer
	15 MINUTE BREAK 🚀		
GroqWare Suite™ Developer Tools	Overview of GroqWare Suite, Groq's Software Development Kit, including walkthrough of power profiling and data visualization.	45 mins	Hatice Ozen, Customer Applications Engineer
Enabling Research with Groq	A talk with Igor, Fellow and our Head of Silicon on the world of AI and how to leverage Groq's tech.	25 mins	Igor Arsovski, Fellow & Head of Silicon

# Groq<sup>™</sup> Compiler

**Philip Lassen** Compiler Engineer

### Groq<sup>™</sup> Compiler


#### AGENDA

- 1. What is the Groq Compiler
  - a. Groq Compiler vs GroqFlow
- 2. Stages of the Compiler
  - a. Frontend
  - b. Middle-end
  - c. Backend
  - d. Assembler
- 3. Compiling big models
  - a. Multi-chip partitioning
- 4. Future Improvements




## Simplified GroqFlow<sup>™</sup> Usage Model


Groq Software to Hardware WorkFlow



## Simplified GroqFlow<sup>™</sup> Usage Model

Groq Software to Hardware WorkFlow






### Compiler Frontend

•	-	•	-	•	-	•			•					4		

SCOQ<sup>®</sup> © 2023 Groq, Inc. | Groq Al Workshop





### Compiler Middle-End

•	•	•	-	•										


### Layout Marking

NXM






ΝΧL




### Layout Marking

NXM





#### MatMul decomposed to 1x320 \* 320x320 MatMuls, to produce 1x320 vector output (partial sum)



#### MatMul decomposed to 1x320 \* 320x320 MatMuls, to produce 1x320 partial sum

## Lowering

				_	_	_	_	_	_	_	_	_	_	_	
_															ł
															┞
_															┞
															┢
_	_														t
_	_														t
_	_														T
								_	_	_	_				

Function	Instruction
MEM	Read a,s Write a,s Gather s, map Scatter s, map Countdown d Step a Iterations n
VXM	unary operation binary operation type conversions Log TanH Exp RSqrt
МХМ	LW IW ABC ACC
SXM	Shift <b>up/down N</b> Permute <b>map</b> Distribute <b>map</b> Rotate <b>stream</b> Transpose <i>sgl6</i>

...

. .

grog

## Compiler Backend

SCOQ<sup>®</sup> © 2023 Groq, Inc. | Groq Al Workshop

#### Scheduler

#### Problem:

- Schedule compute graph to minimize compute cycles

#### **Considerations:**

- Which compute cycle?
   Which functional unit?
- What streams?
  - Certain streams are reserved
- Which Memory slices should we store Constants and Intermediates on?

## Scheduling: Vector vs Tensor

#### Vector


• Schedule single vector operations at a time

#### Tensor


- Bulk-schedule multiple vector operations of the same type
  - So that they occupy a Functional Unit (FU) in consecutive cycles

	Vector	IA
for (i = 0; i < 4; ++i) C[i] = A[i] + B[i]	C[0] = A[0] + B[0] C[1] = A[1] + B[1] C[2] = A[2] + B[2] C[3] = A[3] + B[3]	C[03] = A[03] + B[03]

#### Scheduler



groqit(model, inputs, compiler\_flags=["--effort=high"])




groqit(model, inputs, compiler\_flags=["--effort=standard"])

٠	٠	٠	•	٠	•	٠	٠	•		٠		٠	٠	•	٠	÷.	2		
																			1




## Simplified GroqFlow<sup>™</sup> Usage Model

Groq Software to Hardware WorkFlow



## Simplified GroqFlow<sup>™</sup> Usage Model

Groq Software to Hardware WorkFlow




#### Input - Output

.aa -> .iop

#### Goals

- Add Instruction Fetches
- Instruction Compression
- Instruction Encoding




#### Input - Output

.aa -> .iop

#### Goals

- Add Instruction Fetches
- Instruction Compression
- Instruction Encoding




#### Input - Output

.aa -> .iop

#### Goals

- Add Instruction Fetches
- Instruction Compression
- Instruction Encoding



## Multi-Chip

•	•	•	-	•		•								
														н (
														•
														•
														•
														•
														•
														•




### Parallelism


320 element SIMD units

Multiple Functional Units

Multiple GroqChips



		Inp	ut / Ou	tput		$\square$
Matrix Multiply Unit	Switch eXecution Module	Memory	Vector Unit	Memory	Switch eXecution Module	Matrix Multiply Unit
	In	struct	ion Co	ntrol U	nit	
	Cle			out / Ou		




## Parallelism : Multi-Chip

320 element SIMD units

Multiple Functional Units

Multiple GroqChips



		Inp	ut / Ou	tput		
Matrix Multiply Unit	Switch eXecution Module	Memory	Vector Unit	Memory	Switch eXecution Module	Matrix Multiply Unit
	In	struct	ion Co	ntrol U	nit	
	PCle		Inp	out / Ou	Itput	




### Compiler C2C Abstraction


#### Synchronous Chip-to-Chip communication

Chip-to-Chip (C2C) protocol enables synchronous communication across all TSPs in a network


 Compiler knows exact cycle data should be sent from one TSP and received at another




### Inter Op Partitioning




### Intra Op Partitioning



## Transformer




### Transformers : Inter Op Partitioning




GCOG © 2023 Groq, Inc. | Groq Al Workshop

### Transformers : Inter Op Partitioning



### LLama 65B FFN : Intra Op Partitioning



SCOQ<sup>™</sup> © 2023 Groq, Inc. | Groq Al Workshop

## What's Coming?

GCOG © 2023 Groq, Inc. | Groq Al Workshop

#### Future Improvements and Features

- Faster Compiles
- Native Frontends
- Power Aware Scheduling

# **9**roq<sup>™</sup>

### Thank You!

plassen@groq.com

# Groq Runtime

**Aviv Weinstein** Systems Software Engineer


### Groq Runtime

#### AGENDA


- 1. Groq Runtime HW/SW Architecture
- 2. Interacting with Groq Runtime as a Developer
- 3. Deeper Dive on Running Inferences on GroqChip!




- A higher level software interface that runs on a **host CPU**.
- The runtime communicates to Groq Hardware using the Groq Driver, over a PCIe interface
- Deals with information inside of our compiled .iop files





Simplified GroqFlow Software to Hardware Diagram



Simplified GroqFlow Software to Hardware Diagram








Groq Runtime

- Higher level software interface to Groq hardware
- Has an "idea" of what an .iop is and contains.
- Runtime includes code for:
  - Parsing IOP files
  - Initializing the chip
  - Allocating input and output host buffers
  - Loading and invoking programs
- C++ and Python based implementations.






Input/Output Package File (.iop) Format

- Groq's representation of an executable for GroqChip
- Emitted by the Groq Assembler/Groq Compiler
- Protobuf container that contains information on:
  - Model instructions and weights
  - Instructions on how to load the GroqChip's SRAM.
  - Model Input/Output tensor information
  - Debug Metadata








Groq Driver


- Low-level PCIe hardware interface
  - DMA data transfers to/from GroqChip
  - CSR reads/writes
- Based on a simple Linux user-space VFIO driver
- Lowest level between how the host CPU and Groq LPU communicate with each other






#### Groq Hardware

- GroqCard
  - 1 Groq LPU Chip
- GroqNode
  - 8 GroqCards per GroqNode
- GroqRack
  - 9 GroqNodes per GroqRack
  - Total of 72 GroqChip processors








#### Host CPU and PCIe Connection

- Host CPU
  - x86 server CPU
- PCIe
  - Gen 4x16


Host CPU		PCle
----------	--	------



	٠	٠	٠	٠	٠	٠	٠		e	٠		٠	٠	٠	<i>1</i> 2.	


Groq runtimes available to developers


grog




Groq runtimes available to developers

grog






Ease of use oriented Groq runtimes




Performance oriented Groq runtimes


grog




Moving Data between Host CPU and Groq LPU




DMA descriptor maps host memory buffer



Driver writes descriptor address to PCIe RX BAR




PCIe block retrieves descriptor/underlying buffer data, fills FIFO




### Inferences on Groq LPU


PCIe block retrieves descriptor/underlying buffer data, fills FIFO




I/O harness fills all of SRAM inputs




Moving Data between Host CPU and Groq LPU




Initiate core compute and PCIe TX ICU reads vectors from SRAM and pushes to FIFO



Driver writes descriptor address to PCIe TX BAR



PCIe block drains FIFO, writes results back to host memory



# **9**roq<sup>™</sup>

## Thank You!

aweinstein@groq.com

## Accelerating LLMs with the Groq Language Processing Unit<sup>™</sup> (LPU)

**Peter Lillian** Machine Learning Engineer

# Accelerating LLMs with the Groq LPU

#### AGENDA


- 1. LLMs
- 2. Groq Demo
- 3. The Transformer
- 4. How Our Inference is so Fast
- 5. Summary and Conclusions



## LLMs: The next Revolution in Computing

#### Exhibit 2: 5 days from launch ChatGPT reaches 1mn users vs 14 days for TikTok

Daily unique visits to ChatGPT and cumulative TikTok downloads after their launches



Source: BofA Global Research, \*Similarweb, \*\*SensorTower

BofA GLOBAL RESEARCH

#### Forbes Salesforce Debuts Einstein GPT, A ChatGPT-Like Bot For Businesses



The company also partnered with OpenAl to create a ChatGPT app for Slack, which Salesforce owns.

#### Source: forbes.com

#### CarMax drives business value with GPT-3.5

May 05, 2223 + 6 mins Astronometer CD100 Enter Trans

The omnichennel used-car rotailer is increasing outcomer prospecting efforts and enhancing the custome experience through its adoption of Azure OpenAi and the language models behind ChatGPT.



Introducing Microsoft Dynamics 365 Copilot, the world's first copilot in both CRM and ERP, that brings next-generation AI to every line of business Mar 6. 2023 | Chatles Lamanna.-CVP. Business Applications and Platform

#### f 🍠 in



Today, we're announcing the next generation of Al product updates across our business applications portfolio, including the <u>launch of the new Microsoft Dynamics 365 Copilot</u> – providing interactive, Al-powered assistance across business functions.

Source: blogs.microsoft.com

### LLMs: The next Revolution in Computing

The Graphical User Interface (GUI)




### LLMs: The Next Revolution in Computing

#### The Graphical User Interface (GUI)

The Internet





#### Demo Time

grog

CONTINUE TO GROQ.COM

Enter prompt here

>

Model: Llama 2 7B/2048 | Total Requests: 116705

Terms of Service and Privacy Policy.

© Groq Inc. 2023



## What is a Language Model?

I'm hungry, I'm going to get something to ...

## What is a Language Model?

#### I'm hungry, I'm going to get something to ...

Language model

#### I'm hungry, I'm going to get something to <del>eat</del>.

------ Input sequence ------ Prediction


Examples of language models:

- Translation
- Prediction of next word(s) for given input sequence

#### Challenge:

- Going word by word or with short sequences results in low quality
- Extreme compute complexity for longer sequences
- Various approaches to increase compute efficiency: RNNs, LSTMs, Transformers


## Transformers and Attention



Vaswani et.al 2017 "Attention is all you need" arXiv:1706.03762


Output Probabilities

## Transformers and Attention




Vaswani et.al 2017 "Attention is all you need" arXiv:1706.03762

Output Probabilities



### Multi-Headed Attention is Key


grog



84

### Multi-Headed Attention is Key


# Core Operation → Matrix-Matrix




Input <sub>full</sub> [4x3]									
How									
are									
you									
?									


Input <sub>full</sub> [4x3]		W <sub>Q</sub> [3x3]	Q <sub>full</sub> [4x3]
How are you ?		W <sub>k</sub> [3x3] W <sub>k</sub> [3x3] W <sub>v</sub> [3x3]	□
			V <sub>full</sub> [4x3]
Resultant data ( <b>Q</b> <sub>ft</sub> compute all directly input size (Sequen	/ proporti	onal to	

# Core Operation → Matrix-Matrix





## Decoder: Avoid Quadratic Scaling (KV Cache)



## Blue: Attention Computation per Head plus Feed Forward / Norm

- Complexity and size scales linearly with parameter count
- Large MatMuls


#### Red: KV Cache


- Naive Complexity & size squares quadratically with context length
- Single input vector can be computed against matrix, and accumulated

#### THE GENERAL OBSERVATION


- Pre Fill is easy, as it's 'just' Matmuls
- Large models get expensive linearly, but context lengths get expensive quadratically
  - This can make outputs inefficient in those conditions


#### KV Cache → Vector-Matrix






#### KV Cache → Vector-Matrix







## Why Groq LPUs are suitable for running LLMs



- The large matrix multiplication operations are effectively mapped to MXM
- Running LLMs is a serial problem it requires generating the first 99 tokens before the 100th one (auto-regressive behaviour). This requires a lot of weights loading which is accelerated by LPU's high SRAM bandwidth

#### Groq's LLM Performance Roadmap


to 300 tokens/sec/user on Llama-2 70B

July 18th Model Released	July 24th Model compiling 5 days after 1st download	July 29th Performance 5 days after 1st compile	Aug 3rd Performance 10 days after 1st compile	Late September Continuing SOTA Latency & Throughput Performance
Llama-2 70B released	10 tokens/s/user initial performance	65 tokens/s/user	100 tokens/s/user	300 tokens/s/user

#### How LLM architecture impacts development flow

- Require multiple LPUs: we run Llama-2 70B (4K sequence length) on 528 chips
- KV cache pre-allocated to fit the longest sequence
- Manual partitioning
- Weights casted to float8 and activations to float16 for fitability and performance

### General Groq LLM Development Flow



SCOG © 2023 Groq, Inc. | Groq Al Workshop

## Why up to 5 days?

Day 1	Day 2	Day 3	Day 4	Day 5
Remove vendor-specific partitioning code and dynamic portions of code	Update data types to fp8 and fp16, and export to ONNX	Split graph into individual decoders	Map decoders to specific racks	Update host code and run on devices
PyTorch Adjustme	ents	Decoder Partition		<ul> <li>Multi-node/Multi-rac</li> <li>Host-Code</li> <li>Invocation</li> </ul>

## PyTorch Modifications

We intend to share source code detailing the modifications below

- 1. Original Llama 2 models (see <u>https://ai.meta.com/llama/</u>)
  - a. Agree to license and request access (see <u>https://ai.meta.com/resources/models-and-libraries/llama-downloads/</u>)
  - b. Follow download instructions (see https://github.com/facebookresearch/llama)
- 2. Modifications to model
  - a. Remove any data movement to GPUs (eg .cuda(), sharded linear layers)
  - b. Remove dynamically allocated structures (KV cache, add state via index)
  - c. Update mask calculations (need to ignore empty cache values)
  - d. Replace any non-pytorch ops with their equivalent

#### Convert Numerics and Export ONNX

- 1. Export ONNX, and specify desired input shapes
- 2. Run onnx shape inference and optimisations on it (standard procedure)
- 3. Convert to FP16, whilst ignoring numerically sensitive ops
  - a. Meta already did this in their original implementation
  - b. Keep Softmax, rotational embedding, and RMSNorm in FP32
- 4. Convert FP16 matmul weights to FP8 (optimisation to reduce number of LPUs needed)
- 5. Partition ONNX

Steps 3 and 4 will be handled by the compiler soon via flags

#### Compilation

Example: Llama-27B/2048 Targeting a Single GroqRack

- Compilation may use up to 200GB of memory and should complete in 10s of minutes
- Compiler flags shown below are for an internal compiler build, some may become default compiler passes

groq-compiler --log-level=trace --save-stats ./compile/stats.json \

- --effort=standard --perf-based-intra=False --weight-loading-bandwidth=8 --no-intra-op-io-split \
- --multinode-relocate-io=on --intra-op-min-elements-partition=256 --max-contiguous-buffer-size=513 \
- --persistent-intra-slices=8 --persistent-intra-axes=2 --c2c-slice-bubbling=eager \
- --allocate-contiguous-before-persistent --persistent-fp8 --matmul-f8-weight \
- --multichip=RT09\_A14\_72\_CHIP --intra-op --no-multichip-pipelining


-o ./compile/program model.onnx

#### Runtime Execution

Example: Llama-2 7B/2048 Targeting a Single GroqRack

- Running on the ALCF GroqRack
- General Runtime Flow:
  - Encoding of input prompt
  - Specialized TSPRunner runtime object (LLamaTSPRunner)
  - Output token generation loop
    - Message passing interface (MPI)
  - Decoding of output tokens
  - Error Handling
- THIS IS A DEMO
  - Not production grade code or highest performance with Groq Hardware

### Llama-27B/2048 Demo Video



**GLOG**<sup>~</sup> © 2023 Groq, Inc. | Groq Al Workshop

### Llama-27B/2048 Demo Video

Optimizations made for public facing demo

roq@groq-r01-gn-01:/mnt/groq/remote0/GR00\_TESTS/llama2-7b\$ groq-python groq\_llama2\_7b.py -b Bringing up GrogRack: 108%| 00:34 Bringup executed successfully. We can now start processing prompts. groq@groq-r01-gn-01:/mnt/groq/remote0/GR00\_TESTS/llama2-7b\$ groq-python groq\_llama2\_7b.py -p "List out 5 fruits." Welcome to Llama2-7B running on a GrogRack! Creating TSPRunner, verifying C2C links, and loading 72 IOPs into GrogRack. This will take ~15 seconds. Created TSPRunner, verified C2C links, and loaded 72 IOPs into GrogRack! Beginning computation on prompt... Computation finished! Prediction #1: List out 5 fruits. Here are 5 fruits: Apple Banana Orange Mango Pineapple Number of Input Tokens: 8 Number of Output Tokens: 33 Time to create TSPRunner, Verify C2C Links, and Load IOPs: 14.443 seconds Time to Generate Output Tokens: 0.105 seconds okens per Second: 314,986 groq@groq-r01-gn-01:/mnt/groq/remote0/GR00\_TESTS/llama2-7b\$

# Accelerating LLMs with the Groq LPU

#### RECAP

- 1. LLMs are the next revolution in computing
- 2. LPUs enable fast inference
- 3. Llama-27B is available on your GroqRack today in partnership with the ALCF



# **Groq**<sup>m</sup>

## Thank You!

plillian@groq.com

## GroqWare™ Suite Developer Tools

Hatice Ozen Customer Applications Engineer

٠				•		e.					4	
												•
												-
												-
												-
												-
												-
												-
												-
												•
												-
												-
												-
												-
												-
												1
												1
												1
												-
												-
												1
												-

#### GroqWare™ Suite Developer Tools

#### AGENDA

- Overview of GroqWare<sup>™</sup> Suite
- 2. Components of GroqWare<sup>™</sup> Suite
- 3. GroqView™ Walkthrough
- 4. IOP File Utility Walkthrough
- 5. TSP Control Utility Walkthrough
- 6. Available Resources



#### What is GroqWare<sup>™</sup> Suite?

Everything you need for development to connect you, our software, and software-defined Groq hardware




#### Hardware is the New Software



#### Groq Developer Tools & Groq Runtime


"Groq turned around our model in under a day with orders of magnitude better performance over the NVIDIA A100 GPU, and Intel took a month to get us any results."

- Director of Research & Development (ML) Risk Calculation/Analytics Software Firm



## Groq Developer Tools Package

For development using Groq software on any development machine




## Groq Runtime Package

Everything needed to program, operate, and execute your workloads on Groq hardware




### GroqWare<sup>™</sup> Suite




A Diverse Suite of

### GroqView Profiler

### The power of data orchestration



### GroqView™ Profiler



### GroqView

Provides a detailed performance report and visualization of the entire chip's compute and memory usage for the whole Groq API or Groq Compiler program at compile time No need to run on actual hardware.

### These reports include:

- Compute Activity over time
- Stream flow
- Data Concurrency
- Performance and Occupancy

### GroqView eliminates the slow, painful dynamic profiling process for true developer velocity

### Build a GroqView Visualization

The following slides include steps (part of the live tutorial) for building a GroqView, a visualization and profiler tool that is launched in your web browser.

 Activate your GroqFlow environment

(base) hozen@apps-srv2:~\$ conda activate groqflow WARNING: overwriting environment variables set in the machine overwriting variable ['PYTHONPATH'] (groqflow) hozen@apps-srv2:~\$

### Build a GroqView Visualization

Today's live tutorial uses the Pytorch hello\_world.py example available on GitHub.

- When calling the groqit() function for your model, set the groqview argument to True to include GroqView files in the build (line 48).
- To open the visualization, take the resulting model instance and call the groqview() method on it (line 49).

	(groqflow)	hozen@apps-srv	v2:~/groqflow,	<pre>/examples/pytorch\$</pre>	vim hello_world.py
--	------------	----------------	----------------	--------------------------------	--------------------

#### 46 # Build model

48

49

- 47 groq\_model = groqit(pytorch\_model, inputs,
  - build\_name="hello\_pytorch\_world", groqview=True)
  - groq\_model.groqview()

### Build a GroqView Visualization

Today's live tutorial uses the Pytorch hello\_world.py example available on GitHub.


- Execute or build (by including the <u>--build</u> argument) your model.
- Open your web browser and copy-paste the GroqView provided for your model.
  - a. Note: You may need to create an SSH tunnel for the web browser to work. For example, for this tutorial, I opened a new terminal and ran

#### ssh -L

8439:localhost:8439 hozen@apps-srv2 before reloading the browser.

```
(groqflow) hozen@apps-srv2:~/groqflow/examples/pytorch$ python3.10
hello world.pv --build
Woohoo! Build "hello pytorch world" (build name auto-selected) found in cache.
Loading it!
Preparing profiling data 'output bind'.
Readv!
Open your web browser:
    http://localhost:8439
To quit: <Ctrl-c>
```

### Details of GroqView Features



The above example is in **Schedule** mode!

Once you've launched GroqView in a web browser, you'll see the following information:

### Settings (top left)

- Switch between Stats, Schedule, Container, and Streams modes.
- The active mode appears as brighter text.

### Program (bottom left)

- Shows model name loaded in GroqView and the total cycle time for the model.
- When in **Schedule** mode and a specific instruction is selected, more information is provided here, such as instruction type, cycle count, and streams used.

### Outline (right side)

- Visible in *Schedule*, *Container*, and *Streams* modes.
- Shows the hierarchy of the program.

### Main Window (middle)

- This is the main window and is updated based on the mode selected.
- Depending on the mode, this pane will change.

### Outline View

						To collapse / expand a su container name.
loc(*Grogin 8	putPacking*)	12	8			Find by name
						show auto-named co
						Collapse All
						<ul> <li>loc("GroqInputPa</li> </ul>
						<ul> <li>loc(" fc MatMul"("</li> <li>loc(unknown)</li> </ul>
						Ioc(fused[" fc Ad

### The above example is in **Container** mode!

Visible in the Schedule, Container, and Streams mode and shows the organizational structure of the program.

#### Collapse All

lick the arrow next to the

Add") |"Initializer\_fc.bias"])

tMul"))

- Fully collapses outline, displaying root container.
- Each nested container can then be expanded and collapsed individually.
- A container with no child containers will have a bullet point vs. a right arrow for a container with children.

#### Find By Name

- The "Find" field allows for filtering on a particular container name from within the outline.
- Textual matches will light up.

#### Focus on Container

 Hovering over a container name focuses on that container, updating what is in the timeline view.


#### **Column Resizing**

• Resize columns by grabbing vertical border of the Settings/Program pane (far left) or Outline pane (far right).

#### Lock-in View

- In *Container* mode, clicking on a container name locks in the view of that particular container. You can then move the cursor elsewhere on the screen, and the locked-in container will continue to be the focus.
- If the mode is switched to *Streams*, the instruction from that selected container will be highlighted.
- To unlock the focus on a container, there are 2 options:
  - Re-click on the same container name.
  - Move the mouse away and (within the Outline section of the screen), click away from any container name.

### Stats Mode



The above example is in Stats, Utilization mode!


Stats Mode displays statistics about the program including number of cycles required to complete, instruction count, utilization of hardware and power profile.

### Utilization

SXM W

MEM W

- Moving average of the numbers of instructions • that recently occurred.
- For example, if MEM E shows 20% utilization, then • 20% of the recent cycles had a read or write instruction.



The above example is in *Stats, Power* mode!

*Stats Mode* displays statistics about the program including number of cycles required to complete, instruction count, utilization of hardware and power profile.

#### Power

- The Power graph uses a leakage power that assumes the chip is kept at 65℃.
- The dynamic power is calculated based on the instruction's known charge and dissipation power.

Stats Mode

Vxm Vxm

Vxm Sxm


Sxm

Mxm

Mxm

Mxm

Mem Mem



### The above example is in Stats mode!

Stats Mode displays statistics about the program including number of cycles required to complete, instruction count, utilization of hardware and power profile.

#### Instructions (scroll down)

- Instructions breakdown lists all instructions with • their group identified.
- Each time an instruction occurs, the count is increased.
- The percentage is the count divided by the total • number of instructions.

🝟 Tip: These metrics allow you to see what computations are occurring in the GrogChip<sup>™</sup> processor.

Using these metrics, you can optimize the program.

For example, if the report showed that the majority of the program's instructions were for reads and writes to memory, a potential improvement could be to chain computation together to take advantage of the streaming architecture and boost performance.

### Stats Mode

Settings	25 20 10 10 10	
Program name: output, bind aevice: 0 Select device last cycle: 371	Instructions (total: 119)	Stream Iss
	Group   InsType     Count         Yam     2       Yam     1       Yam     1       Sxm     Accumulate       1     Sxm       Sxm     Distributor       Sxm     Permulate       Sxm     SelectPermute       Asxm     SelectPermute       Marm     Marminsn       Z     Marm       Marm     HarapsoseNull       Marm     Read       Marm     Read       Marm     Write       21	cycles: 4
	Stream Issues: none	


Stream Issues: 1 section cycles: 412 (+23) *Stats Mode* displays statistics about the program including number of cycles required to complete, instruction count, utilization of hardware and power profile.

### Stream Issues

- Stats Mode will show stream issues, if any.
- If there are no stream issues, "none" will be displayed.
- If there are stream issues, the page will show how many sections have conflicts, the initial cycle time for the conflict and how many cycles the conflict occurs.
- For example, the rightmost screenshot shows that there is one section of code that has stream conflicts starting at cycle 412 and lasting for an additional 23 cycles. If the cycle count is clicked, it will automatically update the mode to **Streams** mode and adjust the time to when the stream conflict starts.

### The above examples are in *Stats* mode!

### Container Mode



### The above example is in **Container** mode!

*Container Mode* displays hierarchical organization and duration of each container, where a container is a group of instructions that occur together.

Groq programs are composed of instructions. To help understand how instructions relate to each other, Groq provides a mechanism for organizing instructions into "containers."

#### Timeline (middle screen)

- Provides container structure in time, represented as cycles and depicted along x-axis at top. The number on the far right is the final cycle of the program.
- Composed of nested rectangles, each representing a container. Outermost rectangle corresponds to root container of program. Nested rectangles represent its descendants.
- The length of the rectangle corresponds to duration over which instructions in container occur. The vertical placement of a rectangle corresponds to the hierarchy of the container.

#### Outline (right side)

• Shows the hierarchical organization of the program as containers.

#### Show All Containment (left side)

• Toggles the view from a container represented as a horizontal line (default) to a colored rectangle.

#### Palette (left side)

• To better distinguish between the rectangles, customize the color with the provided color palettes (coral, sunset, and camo).

Container Mode: Example of Focusing on a Container

					To collapse / expand a subtree, click the arrow next to the container name.
8	58	100 150	280 2	50 300	Find by name
					show auto-named containers
					Collapse All
					▼ root
					<ul> <li>loc("GroqInputPacking")</li> <li>loc("Ifc MatMui"("Ifc MatMui"))</li> </ul>
					<ul> <li>loc(unknown)</li> </ul>
					<ul> <li>loc(fused[" fc Add"(" fc Add")  "Initializer_fc.blas"])</li> </ul>

0	50	100	150	200	250	300	371	To collapse / expand a subtree, click the arrow next to the container name.
0 loc(* 8	59 HejMatMut"(HejMatMut"))	100	150	220	250	300	371	To collapse / expand a subtree, click the arrow next to the container name. Find by name the auto-named containers Collapse Al tool tool tool tool tool tool tool to


The above examples are in **Container** mode!

*Container Mode* displays hierarchical organization and duration of each container, where a container is a group of instructions that occur together.

Groq programs are composed of instructions. To help understand how instructions relate to each other, Groq provides a mechanism for organizing instructions into "containers."

- A container can be locked into view.
- As shown in the screenshot, hovering over or clicking on the "root" container in the Outline brightens it while the rest dim.
- The highlighting helps focus on a specific container's organizational and temporal relationships.
  - We can see where it lies in the nested structure, at the fourth level of nesting, and with no containers inside it.
- By double-clicking on a container's rectangle or on its name in the outline, you can restrict the view to show only that container and its descendants.
- By double-clicking outside the outermost rectangle in the view, you can expand the view to include the parent container.
- For timing, we see the container's name (loc("|fc|MatMul"('|fc|MatMul")) displayed above the rectangle, and along the top we see 0 to 216 cycles for its duration.

### Schedule Mode



The above example is in *Schedule* mode!

Schedule Mode displays information for each instruction in the program including when in time the instruction is scheduled, how long it takes, and where in the chip it occurs.

### Timeline (middle)

- Shows when (which cycle) and where (GroqChip functional unit) instructions are scheduled.
- Time is depicted along the vertical axis with cycle 0 at the top and the last cycle of the program at the bottom.
- The functional units of GroqChip from West to East are shown at the top.

### Minimap (right)

- The column on the far right is the minimap for the program.
- The gray box indicates which section of the program is currently in view in the main pane.
- To hide the minimap, click the checkbox in the Settings pane.

#### Zoom

Control (CTRL) + Scroll to zoom

### Pan around Diagram

Click and drag to pan around the Timeline.

### Schedule Mode: Exploring Individual Instructions

ALU cycle 

The above example is in *Schedule* mode, zoomed in!

Schedule Mode displays information for each instruction in the program including when in time the instruction is scheduled, how long it takes, and where in the chip it occurs.


#### Individual Instructions

- When zoomed into a scheduled program (CTRL + Scroll to zoom), the individual instructions are indicated as separate rectangles.
- Each square represents a single instruction. The location of the instruction provides both where on the chip the instruction takes place and when in the cycle count it occurs.

#### Where the Instruction is Scheduled

- There are squares of different colors in the vertical column of the MXM, as well as some dark blue squares in a vertical column of the SXM.
- The colors indicate the type of instruction. For this example, all green squares represent an Install Weight instruction in the MXM, while the orange squares are matrix multiplication instructions.

### Schedule Mode: Instruction Connectivity



The above example is in **Schedule**!

Schedule Mode displays information for each instruction in the program including when in time the instruction is scheduled, how long it takes, and where in the chip it occurs.

#### Instruction Connectivity

- When an instruction is selected, the subgraph of connected instructions is visible.
- Mousing over an individual instruction will update the Program pane (left) with details about the instruction.
- Different instruction types have different details to display.
- The instruction control unit (ICU) that the instruction is scheduled to run on (for example, "MXM W" = Matrix Execution Module, West).
- The type of instruction (Read).
- Where the instruction lies in the hierarchy of instruction containers (root >> loc("GroqInputPackaging")).
- At what cycle the instruction is scheduled (cycle 101).
- Which inputs it has, and for each input:
  - The name
  - The amount of skew (i.e. how many cycles after the instruction starts does the data arrive)
  - The inbound streams on which it arrives

### Streams Mode



Light green in VXM indicates a large ALU, purple is a small ALU.

### The above example is in *Streams* mode!

© 2023 Groq, Inc. | Groq Al Workshop

*Streams Mode* provides a view of the flow of data on streams to help identify any conflicts.

### GroqChip provides 64 streams for data movement: 32 traveling eastward, and 32 traveling westward.

#### Cycle Slider Bar (top)

- Allows for cycle selection and to step forward through the program, observing the state of each stream at each cycle, until the last cycle in the program.
- The +1 or -1 buttons will allow for incrementing or decrementing the cycle count by 1 when clicked.
- Using the play/pause button at the top will automatically step through one cycle at a time. The playback speed has three options: slow, medium, fast and can be selected at any time.

#### Where Streams Traverse

- At cycle 0, shows functional units that streams will traverse eastward streams on the top, westward streams on bottom.
- The horizontal zone in the middle of the diagram has labels of functional units (MXM, SXM, IO, MEM, VXM, and so on). The bars above the middle zone represent the functional units as traversed by eastward streams. The ones below are for the westward streams.

#### Instruction(s) Information

 Hovering over a circle shows more information (in the informational pane on the left) about the instruction or instructions it represents.

#### **Stream Information**


 Hovering over a circle or an occupied stream register (gray square) shows index of stream on which activity occurs (and its direction of flow). For example, 0 ▷ indicates stream 0 eastward, and <15 indicates stream 15 westward.</li>

#### **Unit Information**

• Hovering over any functional unit will show the name at either the top or bottom of the diagram.



Streams Mode



The above example is in *Streams* mode!

*Streams Mode* provides a view of the flow of data on streams to help identify any conflicts.

GroqChip provides 64 streams for data movement: 32 traveling eastward, and 32 traveling westward.

### Stream Conflicts are identified in 3 places:

- 1. Stats Mode: Reported as a Stream Issue.
- 2. Streams Mode:
  - At the top of the window there will be text indicating where the conflict occurs. For example, "Issues: 113 (+1)" where 113 is the first cycle the conflict appears and 1 is the number of cycles the conflicts last.
  - b. In the main window, any instruction that is orange indicates a stream conflict.

୦୦ 🖤 💿 2023 Groq, Inc. | Groq Al Workshop

### IOP File Utility

(groqflow) hozen@apps-srv2:~/.cache/groqflow/bert tiny/compile\$ iop-utils stats output.iop Program 0: unnamed Program is 27813 cycles. Aggregate Utilization Memory West: 4.10 % Memory East: 4.28 % GrogFlow model IOP files can be VXM: 13.56 % found in /.cache/groqflow/. For example, BERT-Tiny's IOP file is in SXM: 3.62 % /.cache/groaflow/bert tiny/compile. MXM: 0.85 %

iop-utils

Command line tool to extract metadata Input/Output Program (IOP) file, which includes information about the number of cycles the model takes to execute, the usage of the various functional blocks within the LPU, and the inputs and outputs expected.

Run **iop-utils** --help on your command line to view options!

**Tip:** Input data for compiled models must be formatted as NumPy arrays and inputs/sizes must match inputs/sizes expected by your IOP file(s). If unsure of what your model's IOP file(s) expects, use the IOP File Utility!

IO: 0.00 %

### TSP Control Utility

hozen@apps-srv2:~\$ tsp-ctl --help
Usage: tsp-ctl [OPTIONS] COMMAND [ARGS]...

tsp-ctl Program

The Groq Tensor Streaming Processor (TSP) Control Utility (tsp-ctl) provides commands to enable interactions with Groq hardware in your system.

hozen@apps-srv2:~\$ tsp-ctl -monitor Checking all cards ... Count: 1 time(s) Delay: 0 second(s) Timestamp: False

Device Order: ['groq0']
BoardTemp (C):[39.0] ASIC1Temp (C):[45.0] ASIC2Temp (C):[46.75]
Pdd (W):[42.0] Idd (A):[53.5] IddPeak (A):[59.0]

### tsp-ctl

Command line tool to interact with Groq hardware, including options to check the status of the available cards in your system, power readings, card statuses, and more.


Run tsp-ctl --help on your command line to the full list of options and how to use them!

### Resources

- How-To Videos + Webinars
- **Grog Support Portal**
- **Groq GitHub** 
  - **Code Examples** 0

grog

- **Models** 0
- **Groq Resources Page** 
  - **Research Papers** Ο



### Questions?

For more information on Groq technology and products, contact us at

support.groq.com support@groq.com



Follow us on Twitter

 $\checkmark$ 

@GroqInc



Connect with us on LinkedIn

https://www.linkedin.com/ company/groq



# **9**roq<sup>™</sup>

# Thank You!

hozen@groq.com

# Enabling Research with Groq

**Igor Arsovski** Head of Silicon & Fellow

SCOG © 2023 Groq, Inc. | Groq Al Workshop

# Enabling Research with Groq

### AGENDA

- 1. LPU Applications beyond LLMs
- 2. Systems Roadmap and Capability
- 3. Chip Determinism unlocks LPU Superpower
- 4. More Moore Scaling Benefits of Determinism



# Attention

✔ Business

**\*** Engineers



### Solution Diversity

Customer Problem Statement	Value Delivered by Groq
<b>Drug discovery:</b> Accelerate time to discovery from days to minutes	>300 x speed-up when evaluating candidate COVID drugs
<b>Cyber security:</b> Improve accuracy and reduce false positives	>600x speed up for real-time cyber-threat anomaly detection; with superior accuracy
<b>Fusion reactor:</b> Enable fully predictable real-time controls systems (<1sec)	>600x speed up to make real-time plasma stabilization possible
<b>Capital markets:</b> Enable rapid hypothesis testing at Scale	>100x speed-up enabling rapid trading hypothesis testing
General ML: Support a diverse set of popular models	<b>&gt;500 common models</b> natively compilable with performance ahead of GPUs


### Accelerating Drug Discovery

Performance enables pharma / bio human innovation

### CANDIDATE TESTING THROUGHPUT



### **Groq Advantages**



### **GroqCard 1 delivers >300x better throughput** for drug discovery vs existing GPU-based competitor reducing the time-to-solution from days to minutes<sup>1</sup>



### Cyber security

Publicly disclosed customer & partners



Groq is also currently working with (non-publicly disclosed) customers from the following markets:

- Enterprise Web Communications
- Large-scale Banking Provider
- Automotive Manufacturer
- Hyperscalers

### **Excerpts** US Army Validation Report Summary

>600X

systems.

		DEFENSE	Special Features	
		AIR LAND NAVAL SPACE NETWORKS/CYBER ALLDOMAIN CONGRESS PENTAGON	GLOBAL Q	
io	n	FEATURED: Defense Budget Coverage > Indo-Pacific > Army Networks >		
	''			
V		"Targeted' zero trust: New DoD strategy will o	utline	
5		90 capabilities		
		The strategy outlines 90 capabilities that will get the Pentagon after what it's calling targeted zero trust and an additional 62 or more "advanced" zero trust, David McKeown, DoD CIO for cybersecurity, said.	capabilities for a	
		With additional variables or larger datasets, the Entanglement/Groo	apability	
		offers greater efficiency than traditional methods and can solve other	wise	
		intractable problems at scale. The core technology is a proprietary purper	ose-built	
		digital circuit design with high degrees of parallelism for solving classes of	problems that	
	Optin	mization (QUBO) problems. Previous AAG efforts showed the a	ability to dete	ct
	120,	000 inferences per second. This was the metric used as the ber	nchmark and	
		120,000 Interences per second. This was the metric used as the benchm	агк апо	
		standard achievable using a QUBO model. Benchmarking was based on a	solution set	
		which joins an algorithmic solution with a proprietary quantum inspired chip	o. The chip	
		solution can scale out to cards, nodes, and beyond. Additionally, the existi	ng solution	
		benchmarked for CRADA feasibility is already in development for next gen	eration	
		updates which will improve modularity and reduce heat signatures.		
	With	in six months Entanglement was able to achieve an anomaly	detection rat	te (
	72,0	00,000 inferences per second and demonstrated the potentia	l to achieve	

### **XTX** Acceleration


Build fast applications from tall and skinny matrix operations

Library to build large scale physics and data-science applications:

- Express applications as multiplication of tall and skinny matrix to give large performance boost
- Typical matrix sizes (PxN):10k x 1B to 100k x 10B
- API to easily compose applications out of modular, high performance building blocks which run on GroqChip processors or CPUs
- API supports scaling from a single GroqChip to multiple racks

Application areas:

- Finance: correlation
- Physics: quantum error mitigation
- Data science: principal component analysis, multi-linear regression



C/C++

// Calculate covairance on two nodes with four tsps per node

calculate\_covariance\_tsp(15000, 2, 4, inputs, xtx\_results, F32, xtx\_iop\_dir, nodes, config);

// Collect covariance result on node 0 for eigenvectors

sum\_batch(xtx\_results, num\_nodes, eigenvector\_in, config);

// Calculate first 3 largest eigenvectors on node 0

eigenvectors\_cpu(3, eigenvector\_in, eigenvector\_results[0], nodes[0], config);

#### // Send eigenvectors to node 1

send\_batch(eigenvector\_results[0], eigenvector\_results[1], config);

#### // Project components onto original data

multiply\_batched\_matrix\_fixed\_vector\_tsp(15000, 3, 4, matmul\_iop\_dir, inputs, eigenvector\_results, matmul\_results, nodes, config);

### Target Market





5.0

Anomaly

Computational Sciences



Linear Algebra



Real-time Series

Advancing core technologies related to AI, ML, and HPC

Optimizing a broad range of inference heavy workloads

CYBERSECURITY / INFOSEC

**US GOVERNMENT** 

**RESEARCH & SCIENCES** 

FINANCIAL SERVICES

**ENTERPRISE COMMUNICATIONS** 

# Attention

**X** Business

# Engineers



	Same Software Compiles Across All Platforms										
Silicon Generation	1:	1:	2: 🖽								
LPU™ Accelerators Per Chassis	8 x V1-LPU™	32 x V1-LPU™	336 x V2-LPU™								
Single Core Cluster	264 x LPU™ (4 Racks)	4,128 x LPU (33 Racks)	680,064 x LPU (675 Racks)								
			85,008 x LPU w/ five 9's (85 Racks)*								

### GROQ Enables Software & Hardware Co-optimization



If you're going to push a piece of machinery to the limit, and expect it to hold together, you have to have some sense of where that limit is.


### Look out there.

Out there is the perfect lap. No mistakes. Every gear change, every corner. Perfect. You see it?

## свод<sup>®</sup> сомрішев Enables Performance, Power, Ldi/dt, & Thermal Profiling


#### GroqChip<sup>™</sup> Functional Units Power Over Time

- MXM - MEM - VXM - SXM




#### Groq Compiler can profile 100% deterministic power, temp, di/dt down to a "ns"

## **GROQ® COMPILER** Enables Performance, Power, Ldi/dt, & Thermal Control



#### Groq Compiler controls LPU power, temp, di/dt down to a "ns" - key for reliability & compute density (2D/3DIC)

## groq compiler enables Ldi/dt Control



grog



TIME

© 2023 Grog, Inc. | Grog Al W. Grog Compiler optimizes Ldi/dt in 2D/3D module space/time


## Power Consumption across two or more dies in a 3DIC

## CROQ™ COMPILER ENABLES Thermal Optimization for 3D Logic-on-Logic Stacking

Workload scheduled across functional units with awareness of location and thermal impact


- Multiple 3DIC share the same thermal envelope.
- Each chip can allocate a power budget from the total budget pool while maintaining thermal envelope
- PVT monitors used for calibration before deployment, and act as guardrails if the compiler mis-predicts power consumption after deployment





grog

**Deterministic Functional Units Scheduling Allows Complementary** 



## AI Model Growth is Accelerating

## Improving Time to Market (TTM)

## Enabling Agility & Customization

Moore's Law is Slowing Down

SCOG © 2023 Groq, Inc. | Groq Al Workshop


## scalable Silicon Tiler For Fast Time-to-market

#### **Multiple Interconnect Options**


- C2C for high-radix interconnect
- UCIe for MCM connected sidecar accelerator
- Scalable SXM for BW to/from IO and Compute

#### Scalable compute architecture

- SRAM scalable capacity
- VXM with scalable number of PEs
- MXM with scalable matrix sizes




## Next-gen Silicon Compiler Enabling Groq Silicon Compiler & Ecosystem



## Design Space Exploration (DSE) Al Assisted Exploration & Design

#### INPUTS



**OUTPUTS** 

#### Enabling highly productive and scalable discovery at **The Speed of Software**

#### DEMOS

**DSE** 

#### **9roq Atlas Explorer**

#### Welcome to Atlas Explorer

Explore the performance of different variants of the Groq hardware architecture on a variety of state-of-theart ML models. The 3D plot is interactive.


#### **Cost Function**

Plot axes	c										
x: Vec	tor Le	ength	Ŧ		y:	DR	AM	(GB	/s)		•
Design S	space										
Models											
× effici	ontrot	61									
HW Conf	-										
Vector Si	ze										
0-	_	0	-	-		-	-0	)			
					10.0			1.1			
128		256		32	20		51	2			1024
DRAM (G		256		32	20		51	2			1024
DRAM (G	iB/s)	0		_							1024
DRAM (G	iB/s)	256 0 256		32			51 81			8	-0
DRAM (G 128 MXM Pla	iB/s)	0 256		46	50		81			8	1075
DRAM (G 128 MXM Pla	iB/s) nes	0 256 0		46	50		81		0	8	0
DRAM (G 128 MXM Pla 1	nes	256 0 3		46	50		81		0 7		1075
DRAM (G 128 MXM Pla 1 Memory	iB/s) nes 2 Time	256 0 3		46	50		81				0 1075 8
DRAM (G 128 MXM Pla 1 Memory	iB/s) nes 2 Time	256 3 Zone	s	46	5		81 0 6	9	7	0	01075
DRAM (G 128 MXM Pla 1 Memory 1 2	iB/s) nes 2 Time 3 4	256 3 Zone	s	46	5		81 0 6	9	7	15	01075
DRAM (G 128 MXM Pla 1 Memory 1 2 Permuter	iB/s) nes 2 Time 3 4	256 3 Zone	s	46	5	00 10 11	81 6 1 12	9	7		1075 8 16
DRAM (G 128 MXM Pla 1 Memory 1 2	iB/s) nes 2 Time 3 4	256 3 Zone 5	s 6 7	46	5		81 6	9	7	15	0 1075 8 16
DRAM (G 128 MXM Pla 1 Memory 1 1 2 Permuter 0 1	iB/s) nes 2 Time 3 4	256 3 Zone 5	s	46	5	o0 10 11 0	81 6	9	7	15	1075 8 16
DRAM (G 128 MXM Pla 1 Memory 1 2 Permuter	iB/s) nes 2 Time 3 4	256 3 Zone 5	s 6 7	46	5	o0 10 11 0	81 6	9	7	15	0 1075 8 16

2

Constraints

3



#### Table of Results (80/80 found in cache)

Atlas 3D plot


Status	model	vector_size	mem_num_tzs_per_hem:dram_gi	gabytes_per_: sram_bytes	latency
Cached e	fficientnet_b1	128	5	128 41943040	802412
Cached e	fficientnet_b1	128	6	128 50331648	681764
Cached e	fficientnet_b1	128	7	128 58720256	649827
Cached e	fficientnet_b1	128	8	128 67108864	619676
Cached e	fficientnet_bl	128	5	256 41943040	735194
Cached e	fficientnet_b1	128	6	256 50331648	625305
Cached e	fficientnet_b1	128	7	256 58720256	585067
Cached e	fficientnet_b1	128	8	256 67108864	550147
Cached e	fficientnet_b1	128	5	460 41943040	709181
Cached e	fficientnet_b1	128	6	460 50331648	600544

## Workload to Silicon Driving Time-to-market Improvement

#### Silicon Design Cycle Improvement

Design Space Exploration & Silicon Tiler TTM Improvements

12 Months	10 Months
<b>12 Months</b> Groq Automated	18 Months Conventional



## Data Center Reliability Approaching Automotive

Large AI models train on >100,000 AI SoCs

Silent Data Corruption can have >30% performance impact

#### Need a high reliability. testable, predictable, and reproducible hardware

Peter H. Hochschild Paul Turner Jeffrey C. Mogul Google

Abstract

computation.

corruption they cause.

**ACM Reference Format:** 

owner/author(s).

Rama Govindaraju Parthasarathy Ranganathan Google Sunnyvale, CA, US

Cores that don't count

MI, USA. ACM, New York, NY, USA, 8 pages. https://doi.org/10. 1145/3458336.3465297

David E. Culler

Amin Vahdat Google

Sunnyvale, CA, US

#### 1 Introduction

Imagine you are running a massive-scale data-analysis pipeline in production, and one day it starts to give you wrong answers - somewhere in the pipeline, a class of computations are yielding corrupt results. Investigation fingers a surprising cause: an innocuous change to a low-level library. The change itself was correct, but it caused servers to make heavier use of otherwise rarely-used instructions. Moreover, only a small subset of the server machines are repeatedly responsible for the errors.

This happened to us at Google. Deeper investigation revealed that these instructions malfunctioned due to manufacturing defects, in a way that could only be detected by checking the results of these instructions against the expected results; these are "silent" corrupt execution errors, or CEEs. Wider investigation found multiple different kinds of CEEs: that the detected incidence is much higher than software engineers expect; that they are not just incremental increases in the background rate of hardware errors; that these can manifest long after initial installation; and that they typically afflict specific cores on multi-core CPUs, rather than the entire chip, We refer to these cores as "mercurial."

Because CEEs may be correlated with specific execution units within a core, they expose us to large risks appearing suddenly and unpredictably for several reasons, including seemingly-minor software changes. Hyperscalers have a responsibility to customers to protect them against such risks. For business reasons, we are unable to reveal exact CEE rates, but we observe on the order of a few mercurial cores per several thousand machines - similar to the rate reported by Facebook [8]. The problem is serious enough for us to have applied many engineer-decades to it.

While we have long known that storage devices and networks can corrupt data at rest or in transit, we are accustomed to thinking of processors as fail-stop. VLSI has always depended on sophisticated manufacturing testing to detect defective chips. When defects escaped, or manifested with aging, they were assumed to become fail-stop or at least fail-noisy: triggering machine-checks or giving wrong answers for many kinds of instructions. When truly silent failures occurred, they

Sunnyvale, CA, US

We are accustomed to thinking of computers as fail-stop, es-

pecially the cores that execute instructions, and most system software implicitly relies on that assumption. During most of

the VLSI era, processors that passed manufacturing tests and

were operated within specifications have insulated us from

this fiction. As fabrication pushes towards smaller feature

sizes and more elaborate computational structures, and as

increasingly specialized instruction-silicon pairings are intro-

duced to improve performance, we have observed ephemeral

computational errors that were not detected during manu-

facturing tests. These defects cannot always be mitigated by

techniques such as microcode updates, and may be correlated

to specific components within the processor, allowing small

code changes to effect large shifts in reliability. Worse, these

failures are often "silent" - the only symptom is an erroneous

We refer to a core that develops such behavior as "mercu-

rial." Mercurial cores are extremely rare, but in a large fleet

of servers we can observe the disruption they cause, often

enough to see them as a distinct problem - one that will re-

quire collaboration between hardware designers, processor

This paper is a call-to-action for a new focus in systems re-

search; we speculate about several software-based approaches

to mercurial cores, ranging from better detection and isolat-

ing mechanisms, to methods for tolerating the silent data

Peter H. Hochschild, Paul Turner, Jeffrev C. Mogul, Rama Govin-

daraju, Parthasarathy Ranganathan, David E. Culler, and Amin Vah-

dat 2021 Cores that don't count. In Workshop on Hot Topics in

Operating Systems (HotOS '21), May 31-June 2, 2021, Ann Arbor,

Permission to make digital or hard copies of part or all of this work for

personal or classroom use is granted without fee provided that copies are not

made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party

components of this work must be honored. For all other uses, contact the

HotOS '21, May 31-June 2, 2021, Ann Arbor, MI, USA

© 2021 Copyright held by the owner/author(s)

ACM ISBN 978-1-4503-8438-4/21/05 https://doi.org/10.1145/3458336.3465297

vendors, and systems software architects

© 2023 Grog, Inc. | Grog Al Workshop

# Scalable Compute

## Language Processing Unit™ Accelerator

Resilient

#### Interconnect resilience

Low-BER FEC enabling 99.999% uptime

- Redundant C2Cs wired at the System Level
- Bad C2C lanes bypassed in system

#### **Compute and memory resilience**


MXM checksum for SDC mitigation

Detecting in compute errors

SRAM / Interconnect ECC protection

#### Repairable for yield and quality improvements

Redundant SLs for improved yield/reliability



## **9**roq<sup>™</sup>

## Thank You!

iarsovski@groq.com