


Artificial Intelligence Accelerators For Science

Venkatram Vishwanath Argonne Leadership Computing Facility venkat@anl.gov

November 8, 2022



2 Argonne Leadership Computing Facility



MLPerf results available • AI-Benchmark results available



Œ

IC Vendor/Fabless NNP-I (intel) NNP-T/Myriad X/ EveO/Arria FPGA Exynos 9825 SAMSUNG NVIDIA. /T4/Xavier/NVDLA Volta/Turing Snapdragon 855 **O**UALCOMM Cloud AI 100 EPYC **E** XILINX. VERSAL MEDIATEK Dimensity **卧UNISOC** Tiger T710 Rockchip 瑞芯微电子 • RK3399Pro Ambarella • CV22S/25S • GX8010 NationalChi Automated Driving NP TEXAS INSTRUMENTS RENESAS TOSHIBA 57 TensorFlow X



AI Chip Landscape

• WSE

• GC2

grog

- GAP8

V0.7 Dec., 2019








All information contained within this infographic is gathered from the internet and periodically updated, no guarantee is given that the information provided is correct, complete, and up-to-date. Source: https://github.com/basicmi/Al-Chip

S.T.

Dataflow Architectures








GPU accelerators: Each kernel is launched onto the device and bottlenecks include memory bandwidth and kernel-launch latencies Dataflow: Kernels are spatially mapped onto the accelerator and data flows on-chip between them reducing memory traffic

Image Courtesy: Sumti Jairath, SambaNova






Cerebras Wafer Scale Engine

<u>Gen 1</u>	<u>Gen 2</u>
16nm	7nm
46cm ²	46cm ²
1 T	2 T
400k	850k
18GB	40GB
9PB/s	19PB/s
100Pb/s	212Pb/s
	16nm 46cm² 1 T 400k 18GB 9PB/s

Cerebras Systems © 2020








- 300+ MB of on chip memory
- 512GB DDR4 Memory
- 40B transistors, 7nm TSMC
- 300+ TFLOPS of estimated

performance


- Support for Sambaflow and PyTorch
- Support for training and inference

Simplified Reconfigurable Dataflow Unit (RDU) architecture




SambaFlow Software Stack





The organization and dataflow within a row in the on-chip network.



Tensor Streaming Processor



- 220MB of on-chip memory
- 14nm process, >26.8B transistors
- Estimated performance of 200+TFlops FP16 1 PetaOps in int8
- 80TB/s on-die memory bandwidth
- 300W of Power consumption
- Support for GroqAPI and ONNX.
- Support for Inference only
- reduces instruction-decoding overhead, and handles integer and floating-point data



	Cerebras CS2	SambaNova Cardinal SN10	Groq GroqCard	GraphCore GC200 IPU	Habana Gaudi1	NVIDIA A100
Compute Units	850,000 Cores	640 PCUs	5120 vector ALUs	1472 IPUs	8 TPC + GEMM engine	6912 Cuda Cores
On-Chip Memory	40 GB	>300MB	230MB	900MB	24 MB	192KB L1 40MB L2
Process	7nm	7nm	14nm	7nm	14nm	7nm
System Size	2 Nodes	2 nodes (8 cards per node)	4 nodes (8 cards per node)	4 nodes (16 cards per node)	2 nodes (8 cards per node)	Several systems
Estimated Performance of a card (TFlops)	>5780 (FP16)	>300 (BF16)	>188 (FP16)	>250 (FP16)	>150 (FP16)	312 (FP16), 156 (FP32)
Software Stack Support	Tensorflow, Pytorch	SambaFlow, Pytorch	GroqAPI, ONNX	Tensorflow, Pytorch, PopArt	Synapse AI, TensorFlow and PyTorch	Tensorflow, Pytorch, etc
Interconnect	Ethernet-based	Infiniband	RealScale TM	IPU Link	Ethernet-based	NVLink



ALCF AI Testbeds


https://www.alcf.anl.gov/alcf-ai-testbed



- Infrastructure of nextgeneration machines with hardware accelerators customized for artificial intelligence (AI) applications.
- Provide a platform to evaluate usability and performance of machine learning based HPC applications running on these accelerators.
- The goal is to better understand how to integrate Al accelerators with ALCF's existing and upcoming supercomputers to accelerate science insights


9 Argonne Leadership Computing Facility

COVID-19 CVAE Training on Summit and Cerebras CS-2



Intelligent Resolution: Integrating Cryo-EM with AI-driven Multi-resolution Simulations to Observe the SARS-CoV-2 Replication-Transcription Machinery in Action, SC21 COVID19 Gordon Bell Finalist, In IJHPCA 2022 https://www.biorxiv.org/content/10.1101/2021.10.09.463779v1.full.pdf

COSMIC TAGGER ON SAMBANOVA DATASCALE




SambaNova RDUs able to accommodate larger image sizes and achieve higher accuracy


M. Emani et al., "Accelerating Scientific Applications With SambaNova Reconfigurable Dataflow Architecture," in Computing in Science & Engineering, vol. 23, no. 2, pp. 114-119, 1 March-April 2021, doi: 10.1109/MCSE.2021.3057203.





Early Experience with Inference on Groq





Candidate Testing Throughput

Relative Performance, Higher is Better. Baslined to Nvidia V100, FP32.

Forecasting Plasma Instability in Tokamak

COVID19 Candidate drug molecule screening

Promising results using GroqChip for science Inference use-cases with respect to latency and throughput in comparison to GPUs



THANK YOU

- This research was funded in part and used resources of the Argonne Leadership Computing Facility (ALCF), a DOE Office of Science User Facility supported under Contract DE-AC02-06CH11357.
- Murali Emani, Michael Papka, William Arnold, Bruce Wilson, Varuni Sastry, Sid Raskar, Corey Adams, Rajeev Thakur, Anthony Avarca, Arvind Ramanathan, Alex Brace, Zhengchun Liu, Hyunseung (Harry) Yoo, Ryan Aydelott, Sid Raskar, Zhen Xie, Kyle Felker, Craig Stacey, Tom Brettin, Rick Stevens, and many others have contributed to this material.
- Our current AI testbed system vendors Cerebras, Graphcore, Groq, Intel Habana and SambaNova

venkat@anl.gov



